Kee Juan Han

Kee Juan Han

Final Test Engineering (IC Electronics) | Muar, Johore, Malaysia

*50 free lookup(s) per month.

No credit card required.

Kee Juan Han’s Emails

Kee Juan Han’s Phone Numbers

Social Media

Kee Juan Han’s Location

Kee Juan Han’s Expertise

Kee Juan Han’s Current Industry

Kee Juan Han’s Prior Industry

Not the Kee Juan Han you were looking for?

Find accurate emails & phone numbers for over 700M professionals.

Work Experience

Stmicroelectronics

Test Manufacturing And Engineering Director

Mon Aug 01 2022 00:00:00 GMT+0000 (Coordinated Universal Time) — Present

Stmicroelectronics

Director

Mon Jul 01 2019 00:00:00 GMT+0000 (Coordinated Universal Time) — Mon Aug 01 2022 00:00:00 GMT+0000 (Coordinated Universal Time)

Stmicroelectronics

Deputy Director Of Final Test Engineering

Fri Jul 01 2016 00:00:00 GMT+0000 (Coordinated Universal Time) — Mon Aug 01 2022 00:00:00 GMT+0000 (Coordinated Universal Time)

Stmicroelectronics

Head Of Department

Sun Jun 01 2014 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri Jul 01 2016 00:00:00 GMT+0000 (Coordinated Universal Time)

Stmicroelectronics

Sr Manager (Central Engineering)

Wed May 01 2013 00:00:00 GMT+0000 (Coordinated Universal Time) — Tue Jul 01 2014 00:00:00 GMT+0000 (Coordinated Universal Time)

Kesm Industries Subcon

Test Development Manager

Fri Feb 01 2013 00:00:00 GMT+0000 (Coordinated Universal Time) — Wed May 01 2013 00:00:00 GMT+0000 (Coordinated Universal Time)

On Semiconductor

Manager (Seremban Test Development Department)

Fri May 01 2009 00:00:00 GMT+0000 (Coordinated Universal Time) — Tue Jan 01 2013 00:00:00 GMT+0000 (Coordinated Universal Time)

National Semiconductor

Senior Manager Wafer Sort Operation

Fri Jun 01 2007 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri May 01 2009 00:00:00 GMT+0000 (Coordinated Universal Time)

National Semiconductor

Test Product Engineering Manager

Wed Jun 01 2005 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri Jun 01 2007 00:00:00 GMT+0000 (Coordinated Universal Time)

National Semiconductor

Test Process Engineering Manager

Fri Jun 01 2001 00:00:00 GMT+0000 (Coordinated Universal Time) — Wed Jun 01 2005 00:00:00 GMT+0000 (Coordinated Universal Time)

National Semiconductor

Senior Test Development Engineer

Tue Jun 01 1999 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri Jun 01 2001 00:00:00 GMT+0000 (Coordinated Universal Time)

National Semiconductor

Test Process Engineer

Sun Jun 01 1997 00:00:00 GMT+0000 (Coordinated Universal Time) — Tue Jun 01 1999 00:00:00 GMT+0000 (Coordinated Universal Time)

Skills

Languages

No languages available.